Stack Overflow
Stack Overflow

Questions tagged [yosys]

Yosys is an open-source framework for (Verilog) HDL synthesis and formal verification. It is highly customizable using scripts and a C++ extensions API.

Yosys is an open-source framework for (Verilog) HDL synthesis and formal verification. It is highly customizable using scripts and a C++ extensions API.

180 questions
0
votes
0 answers

ABC: Killed outputprep failure: No file or1200_top_mapped.blif

I am using Qflow 1.1 to synthesize place and route a digital system, unfortunately i get a problem at stage ABC , the synth.log output is : 46.5.1. Executing ABC. ERROR: ABC: execution of command "/usr/bin/berkeley-abc -s -f…
MEDIOUNI
  • 1
0
votes
1 answer

visualizing yosys output not working

I'm using the (probably incorrect!) command yosys -f verilog -p "prep; show stretch count.dot" count.v for the following simple example module count(input clk,output [7:0] LEDS); reg [26:0] count; assign LEDS = count[26:19]; always @(posedge…
Chris Camacho
  • 1,164
  • 1
  • 9
  • 31
0
votes
1 answer

timing analysis report for ASIC synthesis

I am having some problems in getting a pre place&routing timing analysis report for ASIC synthesis to get timing we should use ABC in the flowing steps: 1-­strash­-Transforms the current network into an AIG(graph with two logic gate…
Ebraheem Kashkoush
  • 101
  • 2
  • 8
0
votes
0 answers

Missing " assign " operation in Yosys topological order command

I am working on privacy preserving verification tool, where I used yosys to get the topological order of the netlist as in question ( gate level parsing using yosys). It is working perfectly and gave me the correct order in most of the cases. …
Never too late
  • 83
  • 10
0
votes
1 answer

error while executing abc in yosys (win32)

I'm getting the following error while while using the command abc -liberty cmos_cells.lib (logical mapping). I was able to techmap, fsm map and memory map the veriog code. dfflibmap gets executed without any problem. click for large image
Tarun Govind Keshav
  • 43
  • 1
  • 6
0
votes
1 answer

Use iopadmap with extra clock port

For some reason I want to map some IO ports in my design to cells. iopadmap provide a good way to do this. I used iopadmap -inpad IBUF O -widthparam WIDTH -nameparam NAME [my selection rule] However, when afterwards I use other tools to do timing…
Mingyu Gao
  • 1
-1
votes
1 answer

Support for ICE40UP5K-SG48I?

I asked this question .. and got no answers and down voted The IceStorm website shows support for, iCE40-UP5K-UWG30 The Single Wire Aggregation Demo / Development Board from Lattice uses a Different part (package diff only?), ICE40UP5K-SG48I Will…
TomP
  • 108
  • 6
-1
votes
1 answer

write_verilog without instance names in Yosys

I am trying to use the write_verilog command to generate the nestlist without containing any cell names; rather, only with the verilog expressions. I try the following: write_verilog -noexpr synth_001.v But I still get the cell instances (names) in…
user18211813
  • 1
-1
votes
1 answer

FSMs extraction with yosys

I have been trying to use yosys in order to extract FSMs from my structural verilog file (gate library is simprims of Xilinx) with no success. I figured I might need to inform yosys which gate library I use or something similar, but as I said, no…
sisack12345
  • 1
-1
votes
2 answers

programming iceStorm binary file to which address?

I'm trying the very first example supplied here: http://www.clifford.at/icestorm/ I'm trying to program the iCEblink40-HX1K board in windows using the digilent adept…
mime
  • 1
  • 3
-1
votes
1 answer

Find and Replace an operation in Verilog using Yosys

I am trying to see if Yosys fits my requirements or no. What i want to do is to find an operation in Verilog code (e.g. temp = 16*val1 + 8*val2 ) and replace this with another op like ( temp = val1 << 4 + val2 << 3 ). Which parts i need to learn &…
Amin
  • 1
  • 1
-2
votes
1 answer

Synthesis on yosys

I have a top file in Verilog and it uses multiple modules instantiated in it that are in different files. If I put all these files in one directory and then I use read Verilog command only on the top file. Will all the files having the modules are…
Muhammad Amir Altaf
  • 1
  • 1
-2
votes
1 answer

Why I can not copy a content of register to another one in "always" block in Verilog?

well, I have this code, that is working perfectly: module syncRX(clk, signal, detect); input clk, signal; output reg [7:0] detect = 0; reg [7:0] delay = 0; //wire clk_1khz; freq_div div(.clk(clk), .clk_1khz(clk_1khz)); …
Carlos J.
  • 11
  • 1
  • 6
-2
votes
1 answer

Error reg. Liberty file reading at ABC stage

I am using a liberty file which is already tested on different synthesis tools.Its working fine.But when I am trying to use it here, an error is displayed below Flow steps Followed: [leela@ins108 exp]$ yosys …
user2423862
  • 11
  • 2
-3
votes
1 answer

Do sub modules get stimulated independently by the solver or through the connected top level module?

I am trying to work through a tutorial with example exercises from Dan Gizzelquist. One of those exercises (exercise 4) implements a shift register, composed by two sub module and a top module. Edit: Added Exercise source code: I'll post the vhdl…
Stone
  • 33
  • 6
1 2 3
…
11
12