Stack Overflow
Stack Overflow

Questions tagged [zynq]

Zynq refers to the Zynq-7000 family of SoCs. A Zync device is a fully featured ARM processor-based system-on-chip.

Zynq refers to Zynq-7000 All Programmable SoCs which are based on the Xilinx All programmable SoC architecture. They enable extensive system level differentiation, integration, and flexibility through hardware, software, and I/O programmability.

262 questions
1
vote
1 answer

Efficient implementation of matrix multiplication ARM cortex A9 - Xilinx SDK

Is there any simple way-library to efficient (max possible speed) implement linear algebra on an ARM CortexA9 dual core using Xilinx SDK? I am using a zybo z7 developememt board with a dual core Arm proccesor and i want to implement a simple neural…
Thodoris Barbakos
  • 13
  • 2
1
vote
0 answers

Compiling apps for Zedboard Zynq-7000

It it possible to compile C++ applications for bare metal Zedboard Zynq-7000 without Xilinx Vitis huge stuff? I just want to check whether some C++ libraries use compatible language features.
ilya
  • 1,103
  • 14
  • 36
1
vote
0 answers

only limited bytes of data is being read through f_read in fpga

I am running a code in zybo board (through vitis SDK) that reads .csv file from external SD card and stores it in local variable for further processing. I am using f_read function to read the file. I am able to read the file but the problem is it is…
Shabarish Pala
  • 11
  • 2
1
vote
1 answer

How are memory regions on ARM Cortex A denoted as "device" or "strongly ordered" under Linux

On the ARM Cortex-A9 that comprises part of the Zynq SoC I'm using, regions of memory are labelled as "normal", "device" or "strongly ordered". This is described in the Zynq technical reference manual, but I understand it is a property of ARMs more…
Henry Gomersall
  • 8,434
  • 3
  • 31
  • 54
1
vote
2 answers

Unable to find ttyUSB*

I have a PYNQ-Z2 board and it contains FT2232HQ chip, which convert data from USB to JTAG and UART The problem is the board is working and is detected by Vivado (I can program it), but the device doesn't show up as /dev/ttyUSB* device, it shows up…
Abady
  • 113
  • 1
  • 1
  • 7
1
vote
0 answers

Zynq7000 I2C don't work, but register are set properly

I'm trying to write piece of code, to send data via I2C on my Zynq7020 device. There are 11 register asociated with I2C and I'm prety sure, that I have set this properly. I also double check registers asociated with CPU_1X clock enable a and I2C…
Thugmek
  • 43
  • 8
1
vote
0 answers

lwIP TCP keepalive packets are not obeying the settings during cable disconnection

I have a Xilinx Zynq-based board with FreeRTOS running on it. Its EMAC is connected to a copper/fiber (unmanaged) switch (it's mounted on the board). I use lwIP 2.02 in sockets mode. The application running on the board is used as a TCP client. In…
user1001318
  • 31
  • 2
1
vote
2 answers

FPGA with hard processor and required tooling

I'm starting a project and would like to utilize an FPGA with a hard processor. I'm looking at the zynq-7000 and the cyclone V SoC although I'm open to suggestions. My background is predominately developing in C/C++/asm for microcontrollers with no…
i_am_human_probably
  • 91
  • 1
  • 8
1
vote
0 answers

Makefile:44: recipe for target 'get_mvcmd' failed make: *** [get_mvcmd] Error 1

I'm following this http://www.fpgadeveloper.com/2018/04/setting-up-the-pynq-z1-for-the-intel-movidius-neural-compute-stick.html to run yolov3 on Xilinx Pynq-Z1. I am getting an error while running the make command in the /ncsdk/api/src folder.…
Soumya Susheel Deshpande
  • 11
  • 2
1
vote
2 answers

In what memory region of the DDR is the FreeRTOS heap placed (Zynq 700 device)?

I'm struggling to understand the memory management concept in FreeRTOS and would appreciate if someone can confirm my understandings of things I have a Zynq 7000 device where I have implemented some custom logic and AXI DMA controller in the FPGA…
rongard
  • 89
  • 7
1
vote
1 answer

Access Zynq BRAM from PS and PL

I'm trying to write some Data to a Dual Port BRAM and read it from PL. I created a customised BRAM from the IP Catalog and put it in a wrapper so i can use it in the Block diagram. PORTA width is 32-bit and PORTB width is 256-bit. I need to…
delviewtravian
  • 11
  • 2
1
vote
2 answers

How install gcc on Linux without compiler

I have a very light Linux OS that does not have any compiler on it. How can I install gcc or g++ on it? The target hardware is an armv7-a processor. Can I compile gcc on my x86 system and then install it on my armv7 Linux??
alireza sadeghpour
  • 649
  • 6
  • 20
1
vote
2 answers

Gstreamer appsrc to file is empty

I'm working with Xilinx Petalinux and Vivado 2018.2 tools targeting a Zynqmp device with a (video codec unit) VCU. I'm developing a gstreamer based application in Vivado SDK where the goal is to construct the next pipeline: Capture RAW video…
joe
  • 309
  • 4
  • 16
1
vote
0 answers

Zedboard Booting using SD Card

I am trying to boot my Zedboard with SDcard,in this process I want .bif file to move forward but the file was missing or not generated(Actually i don't know exactly). Can anyone please explain me how to Get that file or How to generate that file...?
Ajaykumar229
  • 11
  • 1
1
vote
2 answers

Xilinx Vivado: Block Design, Address Range of each module end point

Consider a design where the PS (Zynq ARM A9) is connected to multiple peripherals where the addressing is depicted below. As highlighted in the purple below, why is the minimum accessible of each endpoint module (even if the module is my own IP)…
CJC
  • 795
  • 8
  • 25
1 2 3
…
17 18