Questions tagged [micro-architecture]
107 questions
-1
votes
1 answer
Why EIP is updated multiple times in the description of ADD?
ADD( const, memory) is the messiest of all, this code sequence looks something like the following:
Fetch the instruction byte from memory.
Update EIP to point at the next byte.
Decode the instruction.
If required, fetch a displacement for…
newbee
- 36
- 7
-2
votes
1 answer
What is L1 Cache size for AMD’s Zen 2 processor lineup?
I tried AMD’s website, wikichip, wikipedia, google, several review websites and for the love of god and everything that is holy they ALL omit L1 cache size but mention L2 and L3. So please, if you own one these new processors, could you run “lscpu”…
ReverseFlowControl
- 766
- 6
- 30