Stack Overflow
Stack Overflow

Questions tagged [zynq]

Zynq refers to the Zynq-7000 family of SoCs. A Zync device is a fully featured ARM processor-based system-on-chip.

Zynq refers to Zynq-7000 All Programmable SoCs which are based on the Xilinx All programmable SoC architecture. They enable extensive system level differentiation, integration, and flexibility through hardware, software, and I/O programmability.

262 questions
0
votes
1 answer

What is practical way for GUI control for FPGA logic?

I have one of Zynq development boards (Z7020), where on the hardware cores I am running Linux. I want to be to control logic which I will program into FPGA portion of Zynq with a GUI interface running on the hardware cores and displayed on the…
22332112
  • 2,337
  • 5
  • 21
  • 42
0
votes
0 answers

Writing ethernet packet to specific memory location?

I will be really grateful if someone can point a way for me ! I want to design a system, which could accept accept data through TCP/IP protocol, Now as soon as the data is received I want to redirect this data to specific memory location and freeing…
user1107855
  • 245
  • 2
  • 4
  • 12
0
votes
1 answer

Connecting Zynq boards in deterministic way

I'm trying to make a cluster with Zynq-7010 boards for a real-time application. One of them will be the master, and it will control eight client boards. The master board will also collect the data from clients. I tried to use 100Mbit ethernet…
zontragon
  • 780
  • 1
  • 9
  • 27
0
votes
3 answers

VHDL - synthesis results is not the same as behavioral

I have to write program in VHDL which calculate sqrt using Newton method. I wrote the code which seems to me to be ok but it does not work. Behavioral simulation gives proper output value but post synthesis (and launched on hardware) not. Program…
Krzysztof B
  • 1
  • 2
0
votes
1 answer

Unable to create Petalinux BSP in Xilinx SDK

I am trying to build Petalinux BSP in Xilinx SDK by following the steps given in UG978 document, but i am getting following error. ERROR:EDK - petalinux () - can't read "env(PETALINUX)": no such variable make: *** [ps7_cortexa9_0/lib/libxil.a]…
Darshan
  • 21
  • 7
0
votes
2 answers

Write data to SD card using Zynq

I am developing an application using a ZedBoard (having a Xilinx Zynq FPGA). The board will be connected to multiple SD cards. One SD card is used to boot and program the FPGA (no problem here). Once that is over, the FPGA will have to do some data…
JagPK
  • 148
  • 1
  • 9
0
votes
0 answers

how to program fpga using SD card

I'm trying to configure the programmable logic inside the parallella board (based on zynq 7020), I insert an sd card that contains bitstream, fsbl.elf and hello_world.elf after the board is booted I tried to do this zynq-uboot> fatload mmc 0…
new bie
  • 37
  • 10
0
votes
0 answers

Rebuilding exisiting linux kernel on hardware(microzed zynq)

I have xillinux OS (based on ubunutu 12.04.LTS) installed on my hardware (ZYNQ FPGA Board). I have done some hardware reconfiguration and I need to rebuild my kernel after editing the config-3.12.0-xillinux-1.3 file. My question is how do I rebuild…
bobbydf
  • 183
  • 1
  • 4
  • 13
0
votes
1 answer

adding a serial port vivado/ISE microzed board-Xilinx

I am running xillinux on my microzed board. I need to define a new serial port on the board using vivado. I was able to add this to the IP core and the device is ready. But,how do I make this port visible on ubuntu (xillinux) like ttyPS0. DO I need…
bobbydf
  • 183
  • 1
  • 4
  • 13
0
votes
1 answer

How to "bind" SDIO1 with Wi-Fi LInux?

I have an SDIO based Wi-Fi module and I play to use it on Zynq Petalinux. So the device tree has SDIO1 interface, and plus it has fixedregulator. But I couldn't figure out how to let Linux use this SDIO1 interface for the Wi-Fi. I remember I have…
Splash
  • 1,288
  • 2
  • 18
  • 36
0
votes
3 answers

FPGA logic cells

I have an small presentation about FPGA techonology. My questions is: If your FPGA has 85k logic cells, does this mean it can run 85k operations simultaneously? What I am trying to achieve is to shock the audience with some crazy illustrated facts…
Dler Hasan
  • 233
  • 1
  • 11
0
votes
1 answer

How to import a big project to xilinx SDK and generate .elf?

I'm very new to zedboard. I have a big project, which has several hierarchical makefiles. I want to import the project into xilinx SDK, build it, and generate the elf file, and load it to Zedboard zynq 7000 xc7z020clg484. Or, load the project into…
happybunnie_wy
  • 85
  • 3
  • 12
0
votes
1 answer

TCP issues with freeRTOS + LwIP with threading/tasks

As above, having issues using FreeRTOS+LwIP on a Zedboard, with the board just crashing and needing a power reset. I think it's to do with the network connections, I have two, one for incoming traffic and one for outgoing, both connect fine, however…
GeorgeStorm
  • 15
  • 1
  • 8
0
votes
1 answer

where to find pin number document of zynq 7000 Xilinx

I'm new to FPGA, When I tried to implement my decoder on zynq-7000 clg484, there is an error,saying that: Bitgen:342 - This design contains pins which have locations (LOC) that are not user-assigned or I/O Standards (IOSTANDARD) that are not…
happybunnie_wy
  • 85
  • 3
  • 12
0
votes
1 answer

executing a c file on Zynq through ethernet?

I have designed a firmware on zedboard and I want to use some language(say C) to write the program for my firmware and transfer this file through Ethernet and then compile -> execute it. I will be grateful, if someone can help with this issue! Thank…
user1107855
  • 245
  • 2
  • 4
  • 12
1 2 3
…
17 18