Stack Overflow
Stack Overflow

Questions tagged [soc]

SoC stands for System on a Chip and is an integrated circuit (a.k.a "chip") that integrates all components of a computer or other electronic systems. Use the tag only with questions related to programming.

SoC stands for System on a Chip and is an integrated circuit (a.k.a "chip") that integrates all components of a computer or other electronic systems. SoCs are very common in the mobile computing market.

Its typical usage is in the area of embedded systems. In contrast to microcontrollers, SoC integrates a microcontroller with advanced peripherals like graphics processing unit (GPU), Wi-Fi module, or coprocessor.

Use the tag only with questions related to programming.

108 questions
1
vote
1 answer

looking for Altera HPS to FPGA custom component integrations guideline using Qsys

I am looking for HPS to FPGA custom component integrations guideline using Qsys. I have De0 nano SoC board. I am new to SoC FPGA programming. I still could not found a material or tutorial for HPS to custom VHDL or Verilog component integration. I…
G.Ornill
  • 15
  • 1
  • 6
1
vote
0 answers

AXI master bus functional model in vhdl

I am a Verilog user trying to make sense of VHDL code of AXI4 Master bus functional model (BFM) AXI4 Master Bus functional model VHDL code I have a few questions from the above code What would block diagram of the code look like (how are components…
user2979872
  • 413
  • 1
  • 9
  • 20
1
vote
1 answer

What is "top-level HDL wrapper" means in Vivado SoC?

What is "top-level HDL wrapper" and why we need to do it in SoC project?
Nguyễn Thanh Vũ
  • 121
  • 1
  • 9
1
vote
3 answers

ARM program example with Keil Uvision startup file

Sorry, I am newbie, I am just starting to explore assembly with ARM. I am trying to run example from the book AREA Prog1, CODE, READONLY ENTRY MOV r0, #0x11 ; load initial value LSL r1, r0, #1 ; shift 1 bit left …
user6107367
1
vote
1 answer

Customizing the number of cores within a tile in rocketchip

I'm using RISC-V I would like to customize the number of cores in a tile. Which chisel file should I modify?
FadrixMH
  • 43
  • 1
  • 4
1
vote
1 answer

something better than time.time()?

My team and I are designing a project which requires the detection of rising edge of a square wave and then storing the time using time.time() in a variable.If a same square wave is given to 3 different pins of RPi,and event detection is applied on…
neo
  • 11
  • 1
1
vote
4 answers

Dynamic height header in SEO optimized SOC (Source Ordered Content) layout using only CSS, no Javascript?

I want do do a layout that is search engine and speed-browser friendly with content first in source code. Usually this looks like this:
i am content, i go first
The Surrican
  • 29,118
  • 24
  • 122
  • 168
1
vote
1 answer

Enable SPI controller for Cortex-A7 outside of linux

I have a software project that is to use an A20-OLinuXino-MICRO-4GB board. I have no control of which board to use, so suggestions about alternates are not helpful. That has an Allwinner A20 dual core Cortex-A7 processor (armv7a). I tried doing the…
mMerlin
  • 109
  • 7
1
vote
2 answers

Is there a ready solution for embedded c to use external string resource on serial flash?

I'm working on an SoC with 128K RAM, and currently the UART printing is too much so we have to reduce the code size by drawing it from memory. We've got an working 128Mb SPI serial FLASH on board, and i'd like to store strings on it. please notice…
Ethansong
  • 53
  • 6
0
votes
1 answer

How to find BOOT-SEL GPIO PIN?

I'm new to embedded linux and trying to explore it using Allwiner T113-i EVB. Right now I'm struggling with boot process. According to user manual BROM of SoC will try fetch boot code from SD card if Pin_Boot_Select != 0. Due to lack of my…
savin poster
  • 5
  • 3
0
votes
0 answers

AutoPwn suite both the keyword and keyword exact match capabilities of the vulnerability search page and APIs, any alternative?

I've been using AutoPwn in our SOC, and it's been a while since the vulnerability scan stopped working for these public URLs: https://services.nvd.nist.gov/rest/json/cves/1.0 and https://services.nvd.nist.gov/rest/json/cves/2.0. As far as I…
user3095223
  • 45
  • 3
0
votes
0 answers

Cyclone V DE1 SoC Ethernet Communication

I'm working on a project which needs my cyclone V DE1 SoC kit to have an Ethernet communication with the help of RTOS, I'm Very new to the project and need some help with the help of the configurations I want to know in detailed steps how to make…
John lewis
  • 1
0
votes
0 answers

Why use XGbytes address space for a DRAM controller

#1. Does "64GByte address space" means 64*(1024^3)8 of different addresses? #2. Or 64(1024^3) different addresses and each locations is 1 byte wide. According to the documentation that I am reading (not sharable) a 36 bits address is used…
Leo
  • 97
  • 7
0
votes
0 answers

Require Logrhythm Trainer

I am looking for a Logrhythm trainer. Mentioned below is the scope for Logrhythm training program. Device Integrations and log sourcing Customer Parsers, Regular Expressions, Filtering etc to fine tune rules for better threat detection and…
Sayantani Mitra
  • 1
0
votes
0 answers

How to do correct setting of the Uboot to run a baremetal program on an embeded system

I had a cycloneVsoc board and I debugged the baremetal program I wrote, the project is based on the makefile and I tranfer the axf file to the bin file. According to the guide of the Intel AN709, I need a correctly set SPL(first stage of Uboot) and…
Alex_Chun
  • 1
1 2
3
4 5 6 7 8