Stack Overflow
Stack Overflow

Questions tagged [multiple-makefiles]

50 questions
1
vote
1 answer

GNU make recursive dry run runs commands

I have a makefile that includes several other makefiles and uses recursive make in numerous places. I'm trying to have make print its database of targets (-p) without running them. This should simply be achievable with make -pn, however it isn't…
Jonny
  • 842
  • 5
  • 14
1
vote
0 answers

'make' command goes run ./configure

So, i compile apt from source code, i need running ./configure before running make. But why, when run make command, it's goes running ./configure. Why that's running ./configure when i running make? Because make reconfigure it? Note I see an…
leap123
  • 301
  • 1
  • 3
  • 6
1
vote
1 answer

Can't get to exec one makefile in another one

Some background: I have a project based on ESP-IDF which has a complex builtin building system which you plug into with your own makefile (their documentation on using it). This works fine (apart from occasional horrendous build times), but now I…
Krzysztof Bociurko
  • 4,575
  • 2
  • 26
  • 44
1
vote
2 answers

Create a makefile for multiple OSes, this make (ext?) doesn't work?

I have a working makefile that builds with mingw32. Now i renamed that makefile to Makefile.w32 (source -> http://pastie.org/319964) Now i have a Makefile with the following. The problem is, it does not build my source all: make mingw32 clean: …
user34537
1
vote
1 answer

Android NDK: build after added a new library module directly under jni/ folder

In my Android NDK project, I used to have only one library module: jni/ Android.mk ... (more source files) Then, I need to add another new library module, which has no connection with the existing library module. I mean they are…
user842225
  • 5,445
  • 15
  • 69
  • 119
1
vote
1 answer

How to layout Makefiles where target depends on multiple linux builds

I have a Make-based project where the top-level target requires multiple vmlinux binaries (linux kernels) as pre-requisites, so it looks something like: all: bigfile bigfile: bigfile.cfg a/vmlinux b/vmlinux c/vmlinux foo bar baz sometool…
David Mirabito
  • 455
  • 5
  • 13
0
votes
0 answers

How to debug nested makefiles?

In a large & complex projects with multi levels compossible (`include system.mk, etc.) makefile scripts as well as multiple inter modules dependencies (one Makefile calling make on another Makefile), how one (not the authors), can quickly learn…
A Chandra
  • 1
0
votes
1 answer

Parallelize recursive Makefiles for building multiple Latex Documents in CICD Pipeline

I want to speed up the build process on my Latex documents by parallelizing the building of the docs. I know that the latex compiler itself is not able to parallelize but i can at least execute the building of the separate docs in parallel. The…
AcademicCoder
  • 3
  • 2
0
votes
1 answer

Makefile relinking

I am doing a school project, my makefile is always relinking and I can't figure out why. I need to compile the objs with a library (libft that will have a libft.a file, so I need to create the library using other makefile). Also what are the best…
snowhp
  • 1
  • 1
0
votes
1 answer

Expand Variables in Target of an Included Makefile

I am trying to build a framework which is supposed to apply similar operations to different designs/projects. Therefore, I have a general Makefile which defines general targets used for most of the operations. The idea is then that each design has…
Starvin Marvin
  • 97
  • 5
0
votes
0 answers

Good form method to write rules in Makefile for subdirs

I'm trying to do good logic in Makefile for my project. Let's assume i have a Makefile with rules: ... NAME := prog_name ... all: subsystem subsystem: @$(MAKE) -sC $(D_LIB) @$(MAKE) -s $(NAME) $(D_OBJ): @mkdir -p $(D_OBJ) $(NAME):…
vsezanatodazheeto
  • 77
  • 6
0
votes
1 answer

Why the Makefile target is dependent on two targets, but only run once？

write: @echo `date` file_1: write file_2 @echo "file_1 begin" $(shell sleep 3) @echo "file_1 end" file_3: write file_4 @echo "file_3 begin" $(shell sleep 3) @echo "file_3 end" all: file_1 file_3 .PHONY: write When I…
zcfh
  • 101
  • 1
  • 9
0
votes
1 answer

Makefile: need to run `make` twice to relink objects file

Here is the relevant part of my Makefile. ... LIBS = gc ft vpath %.a $(LIBS:%=lib%) all: $(MAKE) $(NAME) $(NAME): $(LIBS:%=lib%.a) $(OBJS) | libs $(CC) $(CFLAGS) $(OBJS) -o $(NAME) $(LDFLAGS) -include $(DEPENDENCIES) $(OBJS_DIR)/%.o: %.c…
Romain T-BIGOT
  • 13
  • 4
0
votes
0 answers

Include new fortran90 module into existing huge fortran90 model

I am a beginner of fortran90. What I want to do is to call a new module (also fortran90) from an existing huge model which was written by fortran90. What I knew is that running fortran scripts highly depends on the compilation by gfortran using make…
Xu Shan
  • 175
  • 3
  • 11
0
votes
1 answer

Problems linking some libraries with riscv linker

I am trying to compile a set of files with the compiler created here (riscv64-linux). However, I am having some problems that I assume are the result of my misunderstanding with the libraries. I am including the library libgcc in the Makefile with…
Lane
  • 161
  • 2
  • 14
1
2
3 4