Questions tagged [intel-mic]

Intel Many Integrated Core Architecture

Intel MIC (Intel Many Integrated Core Architecture) is a coprocessor computer architecture developed by Intel and used in Intel Xeon Phi processor product family.

More information

66 questions
0
votes
1 answer

Intel MIC - offload error: data transfer

I have a problem with transfer data from a Intel Xeon Phi coprocessor to host CPU. I try to implement a computation using offload model. At the beginning of my computation I transfer all data to a coprocessor (one array). After computation I want to…
JudgeDeath
  • 151
  • 1
  • 2
  • 9
0
votes
1 answer

Offloading to intel MIC using aligned data

When I compile the code below, i get the warning: src/parallel_hashing.cpp(50): warning #3218: *MIC* class/struct may fail when offloaded because this field is misaligned or contains data that is misaligned __declspec(align(64)) list
user2375340
  • 87
  • 1
  • 2
  • 9
0
votes
1 answer

Intel MIC - sum of intrinsic vector elements

I have a __m512d intrinsic vector and I need sum of his elements. Is there any easy way to do this? I am concentrated on a performance of computation, so i need to do this operation quickly. My knowledge about intrinsic is not enough to do it…
JudgeDeath
  • 151
  • 1
  • 2
  • 9
0
votes
1 answer

libiomp5.so (with ompt support) cannot trigger ompt_intialize() in an offload openmp environment

I'm running an Intel MIC offload openmp application using openmp runtime (with ompt support, both the CPU side and the MIC side), while libiomp5.so on the CPU side can trigger its ompt_intialize() and get profile data, libiomp5.so on the MIC side…
0
votes
1 answer

Intel Xeon Phi offload code + STL vector

i would like to copy data stored in STL vector to Intel Xeon Phi coprocessor. In my code, I created class which contains vector with data needed to computation. I want to create class object on host, initialize data on host too and then I want to…
JudgeDeath
  • 151
  • 1
  • 2
  • 9
0
votes
3 answers

changing thread number doesn't affect code

I am trying to learn xeon-phi , and while studying the Intel Xeon-Phi Coprocessor HPC book , I tried to run the code here. (from book) The code uses openmp and 2 threads. But the results I am taking are the same as running with 1 thread. ( no use of…
George
  • 5,808
  • 15
  • 83
  • 160
0
votes
1 answer

Streaming Stores Segmentation Fault on Intel MIC

I want to implement streaming stores in my code on Intel MIC. I have a force_array and 3 variables tempx, tempy and tempz. I need to do some computation and then store them in another array which won't be used in near future. So I felt streaming…
Jagannath
  • 47
  • 7
0
votes
1 answer

How to profile for cache performance of an application that runs natively on Intel MIC architecture

How to check if the given data for an application fits in L1 cache or L2 cache for applications that run natively on MIC. I have been searching for it for so much time as I have to try out various data that fits in L1 cache, L2 cache and neither of…
Jagannath
  • 47
  • 7
0
votes
2 answers

Is Intel Xeon Phi used intrinsics get good performance than Auto-Vectorization?

Intel Xeon Phi provides using the "IMCI" instruction set , I used it to do "c = a*b" , like this: float* x = (float*) _mm_malloc(N*sizeof(float), ALIGNMENT) ; float* y = (float*) _mm_malloc(N*sizeof(float), ALIGNMENT) ; float z[N]; _Cilk_for(size_t…
Marcus Wu
  • 47
  • 7
0
votes
1 answer

How to offload particular thread of a single app to particular Xeon Phi cores?

Suppose I have a single c/c++ app running on the host. there are few threads running on the host CPU and 50 threads running on the Xeon Phi cores. How can I make sure that each of these 50 runs on its own Xeon Phi core and is never purged off the…
Boppity Bop
  • 9,613
  • 13
  • 72
  • 151
0
votes
1 answer

Assigning Xeon-Phi to MPI process

My system has two xeon-phi cards attached to one single node. I am trying to run a distributed MPI code, that uses xeon-phi acceleration in offload mode. I am wondering if I run two MPI process per node, how would I assign xeon-phi to each MPI…
arbitUser1401
  • 575
  • 2
  • 8
  • 25
0
votes
1 answer

Intel MIC offload - works with c++ objects?

My question is Could the code of the offload region contain c++ objects? or Just STL?
0
votes
0 answers

Intel MIC offload pragma error

What's this error? Couldn't find anything useful googling* about it :/ error: this pragma must immediately precede a statement #pragma offload target(mic) \ ^ Edit 1: This is my pragma: #pragma offload…
CrashLaker
  • 61
  • 3
  • 8
0
votes
1 answer

How to compile assembly file containing offload to mic

I write a C file named "test.c", which contains offload operation on mic. Then I compile it to assembly file using the command "icc -S test.c". This produced two assembly files named "test.s" and "testMIC.s". When I continue to compile them to…
0
votes
2 answers

Anyone use GMP on Xeon Phi?

I compiled GMP with icc and -mmic option, but can't install on MIC. How should I install? I wrote a demo program, compiled with icc. It says can't find gmp.h. How should I install GMP library on MIC and where to place gmp.h?