Stack Overflow
Stack Overflow

Questions tagged [intel-mic]

Intel Many Integrated Core Architecture

Intel MIC (Intel Many Integrated Core Architecture) is a coprocessor computer architecture developed by Intel and used in Intel Xeon Phi processor product family.

More information

66 questions
1
vote
1 answer

Manipulating Masks for doubles on Xeon Phi

I am doing conditional computations on a Xeon Phi using intrinsic functions. I have to use double values so i need a __mmask8. As long as I use some of the compare functions there is no problem for me, but if I want to modify those masks I run into…
Henkersmann
  • 1,190
  • 8
  • 21
1
vote
1 answer

Does Intel array notation and elementary functions vectorize well with Xeon Phi ISA?

I try to find a proper material that clearly explains the different ways to write C/C++ source code that can be vectorized by the Intel compiler using array notation and elementary functions. All the materials online take trivial examples: saxpy,…
laszlo.endre
  • 290
  • 2
  • 14
1
vote
2 answers

Intel MPSS - clGetProgramBuildInfo returns CL_BUILD_NONE

We have an OpenCL program that works fine on my OS X machine. We just set up a machine with a Xeon Phi and Intel MPSS. However, even when not using the Phi but the Xeon CPU, the CL_PROGRAM_BUILD_STATUS we get is CL_BUILD_NONE. Unfortunately, we…
mrks
  • 8,033
  • 1
  • 33
  • 62
1
vote
2 answers

Is it possible to use std::thread to parallelize on Intel Xeon Phi?

I know that classic example of parallelization on Intel Xeon Phi are done with OpenMP. But is it possible to use std::thread to automatically launch tasks on Xeon Phi ?
Arnaud
  • 11
  • 1
1
vote
2 answers

Using Xeon Phi with only threads

Is it possible to use Xeon Phi by just launching many threads, or there are special type of programming required to use Xeon Phi?
Kokizzu
  • 24,974
  • 37
  • 137
  • 233
1
vote
1 answer

Xeon Phi: icc c++11 compatibility?

I am considering getting a Xeon Phi card. My code is using many features from c++11 (with gcc 4.7 or clang 3.2) and I will run it natively on the Xeon Phi card. What is the version of icc provided with the card, targeting Xeon Phi? I found icc c++11…
eudoxos
  • 18,545
  • 10
  • 61
  • 110
1
vote
1 answer

Undefined reference when using intrinsic

I want to test the SIMD intrinsic of xeon phi. So I wrote following code: #pragma offload target(mic) in(a:length(N)) #pragma omp parallel for for(int i=0;i<16;++i){ __m512i p ; p = _mm512_loadunpackhi_epi64(p, &a[i*10]); } When compiling,…
konjac
  • 757
  • 8
  • 14
1
vote
2 answers

Different environment when running sudo as root?

I'm trying to install the Xeon Phi coprocessor. The specific behavior is probably related to the tools involved - my question is of a more general nature. When I execute a command as root, I get a segmentation fault. When I execute it as root but…
mrks
  • 8,033
  • 1
  • 33
  • 62
1
vote
1 answer

Scatter/Gather in Xeon Phi

I was referring to Intel's manual on the Xeon Phi instruction set and wasn't able to understand how the scatter/gather instructions work. Suppose if I have the following vector of doubles: A-> |b4|a4|b3|a3|b2|a2|b1|a1| Is it possible to create 4…
user1715122
  • 947
  • 1
  • 11
  • 26
1
vote
1 answer

Permutation in Intel Xeon Phi

Suppose I have the following 4 vectors of doubles in Xeon Phi registers: A-> |a8|a7|a6|a5|a4|a3|a2|a1| B-> |b8|b7|b6|b5|b4|b3|b2|b1| C-> |c8|c7|c6|c5|c4|c3|c2|c1| D-> |d8|d7|d6|d5|d4|d3|d2|d1| I want to permute them into the following: A_new…
user1715122
  • 947
  • 1
  • 11
  • 26
1
vote
1 answer

zgemm on Intel's MIC

I have to accomplish the following using MIC's 512-bit vector units: M->|b4|a4|b3|a3|b2|a2|b1|a1| I->|d4|c4|d3|c3|d2|c2|d1|c1| O-> O + |a4d4+b4c4|a4c4-b4d4|a3d3+b3c3|a3c3-b3d3|a2d2+b2c2|a2c2-b2d2|a1d1+b1c1|a1c1-b1d1| The method I thought of was,…
user1715122
  • 947
  • 1
  • 11
  • 26
0
votes
1 answer

How to fix modprobe error from MPSS 4.4.1

Reaching out to the wider group as I am totally stumped trying to install Intel MPSS 4.x for my Xeon Phi 7220P. I followed the precise steps in this link: Intel MPSS Linux User Guide Rev 4.4.1, and did it 3 times to make sure I wasn't missing any…
KKel
  • 61
  • 6
0
votes
0 answers

Xeon Phi: Impossible to achieve perfect memory coalescing and fully utilize SMID units?

I have a GPU/CUDA code that processes a cube (3D image, a spectral cube to be precise). Think of the cube as a series of images/slices, or alternatively, a bunch of spectra with different spatial locations (on a square). Each pixel of an image has…
AstrOne
  • 3,569
  • 7
  • 32
  • 54
0
votes
1 answer

Translating Intel's #pragma offload to OpenMP for Xeon Phi (performance issues and other questions)

I use Intel C++ compiler 17.0.01, and I have two code blocks. The first code block allocates memory on Xeon Phi like this: #pragma offload target(mic:1) nocopy(data[0:size]: alloc_if(1) free_if(0)) The second block evaluates the above memory and…
AstrOne
  • 3,569
  • 7
  • 32
  • 54
0
votes
1 answer

How to disable intel xeon phi coprocessor?

I have a server with four mic cards (mic0-mic3), and it works well.I want to disable some mic, for example mic3, now only mic0 - mic2 is available. what should I do?
LEo
  • 442
  • 5
  • 21
1 2
3
4 5