RTL/ASIC Engineer with a lot of experience fighting Verilog/VHDL compilers. Using a language isn't enough for me, I always want to master them. Also Vim is my editor of choice.