Questions tagged [pipelining]

In computing, a pipeline is a set of data processing elements connected in series, where the output of one element is the input of the next one.

In computing, a pipeline is a set of data processing elements connected in series, where the output of one element is the input of the next one. The elements of a pipeline are often executed in parallel or in time-sliced fashion; in that case, some amount of buffer storage is often inserted between elements.

Computer-related pipelines include:

  • Instruction pipelines, such as the classic RISC pipeline, which are used in central processing units (CPUs) to allow overlapping execution of multiple instructions with the same circuitry. The circuitry is usually divided up into stages, including instruction decoding, arithmetic, and register fetching stages, wherein each stage processes one instruction at a time.
  • Graphics pipelines, found in most graphics processing units (GPUs), which consist of multiple arithmetic units, or complete CPUs, that implement the various stages of common rendering operations (perspective projection, window clipping, color and light calculation, rendering, etc.).
  • Software pipelines, where commands can be written where the output of one operation is automatically fed to the next, following operation. The Unix system call pipe is a classic example of this concept, although other operating systems do support pipes as well.
  • HTTP pipelining, where multiple requests are sent without waiting for the result of the first request.

Source: Wikipedia

164 questions
0
votes
2 answers

Why speedup reduces with increase in number of pipeline stages?

I am watching a video tutorial on pipelining at link. At time 4:30, the instructor says that with increase in number of stages, we need to also add pipeline registers, which creates overhead, and due to this speedup cannot increase beyond an optimal…
Jake
  • 16,329
  • 50
  • 126
  • 202
0
votes
0 answers

NIC pipelining in networks

Can anyone please explain what is NIC pipelining and how it works? I had been studying a tutorial regarding Netscaler where I came across this term of pipelining. So can anyone explain about it?
Suzanno Hogwarts
  • 323
  • 2
  • 3
  • 12
0
votes
1 answer

Pipeline branch prediction performance example

I am working through examples of pipeline hazards and am looking at Question 2 from the following document I have found this which has helped somewhat. As I understand, the strategies work the following way: Stall until everything is known: will…
0
votes
1 answer

performance of the ALU is improved by 50%

In a basic MIPS five stage pipeline, if the performance of the ALU is improved by 50%, what will be the impact on the overall performance of the CPU?
0
votes
1 answer

What steps are necessary to pipeline a processor in VHDL?

This is a homework question, obviously. I'm trying to pipeline a simple, 5 stage (IF,ID,EX,MEM,WB), single-cycle MIPS processor in VHDL. I don't need to implement forwarding or hazard detection for it. I'm just unsure of what components I need to…
zymhan
  • 107
  • 2
  • 7
0
votes
2 answers

bash - extracting lines that contain only 3 columns

I have a file that include the following lines : 2 | blah | blah 1 | blah | blah 3 | blah 2 | blah | blah 1 1 | high | five 3 | five I wanna extract only the lines that has 3 columns (3 fields, 2 seperators...) I wanna pipe it…
Nadav Peled
  • 951
  • 1
  • 13
  • 19
0
votes
1 answer

Why pipelining in firefox does not seem to work?

To verify that using http pipelining can optimize the speed of loading resources, I made a test as follows: Open Firefox on Mac, in config change max connection per server to 1, then I open a test page which loads 12 images. I got the following…
jz1108
  • 1,300
  • 1
  • 11
  • 14
0
votes
1 answer

How to read ISA disassembly? Also GPU-Pipelining and Wait states

I'm trying to understand what machine code the OpenCL compiler produces in order to optimize it. Therefore I used the tool m2s-opencl-kc (from multi2sim) to offline-compile my *.cl file and keep intermediate files (switch: -a) as the *.isa file.…
SDwarfs
  • 3,189
  • 5
  • 31
  • 53
0
votes
1 answer

How to optimize and increase efficiency in this particular code involving floating point operation?

We know that floating point operations have high latency and take many clock cycles to execute which may cause pipeline to stall! what are the different methods to optimize the following code. int main() { float fsum[50],a=10.45; int…
sp497
  • 2,363
  • 7
  • 25
  • 43
0
votes
1 answer

pipelining through multiple functions in powershell

The user launchs a script called wrapper.ps1 It has param( [string]$command, [string]$item='' etc ) I then evaluate this with switch -wildcard ($command) { "command1" {function1 $item;} "command2" {function2 $item;} etc. } Then I…
rismoney
  • 531
  • 6
  • 21
0
votes
1 answer

HTTP over TCP creating new connection when changing directory

I'm using a program to monitor the browser's activity, when I go to a site it makes an HTTP request over a TCP connection and I get the HTML file from the root directory of the server and then, it gets the image objects inside that HTML file but…
besnico
  • 253
  • 2
  • 4
  • 13
-1
votes
1 answer

Verilog: steps to pipelining a simple processor

I asked another question minutes ago but, I'm finishing up a project. Part of the bonus is pipe-lining our processor design. I have a simple accumulator based processor with a data-bus and address bus. It has the three basic stages [fetch, decode,…
-3
votes
3 answers

How to chain and serialize functions by overloading the | operator

I'm trying to figure out how to generically overload the operator|() for a given base class object to serialize or chain function calls that are similar to how pipes or operator<<() works... I'd like to chain them through the pipe operator... This…
Francis Cugler
  • 7,788
  • 2
  • 28
  • 59
-4
votes
2 answers

How to ensure that one instruction is finished before a second instruction is started on a pipelined CPU?

Supposing there are two sequential instructions, like this: instruction A instruction B Because of CPU pipelining, B will start before A finishes. Does there exist a mechanism to ensure B starts after A finishes? UPDATE: I'm sorry about that I…
wangt0907
  • 227
  • 1
  • 9
1 2 3
10
11