Questions tagged [nios]

Nios II is a 32-bit embedded-processor architecture designed specifically for the Altera family of FPGAs. Do not use this tag for Infblox NIOS appliances.

Nios II incorporates many enhancements over the original Nios architecture, making it more suitable for a wider range of embedded computing applications, from DSP to system-control.

Nios II is comparable to MicroBlaze, a competing softcore CPU for the Xilinx family of FPGA. Unlike Microblaze, Nios II is licensable for standard-cell ASICs through a third-party IP provider, Synopsys Designware. Through the Designware license, designers can port Nios-based designs from an FPGA-platform to a mass production ASIC-device.

Nios II is a successor to Altera's first configurable 16-bit embedded processor Nios.

Do not use this tag for Infoblox NIOS appliances.

145 questions
1
vote
1 answer

What is difference between soft core on NIOS and hard core?

I am learning FPGA recently. I have tried to use sdram, somebody recommends me use it through nios ii. But I see some articles using ip core on nios ii(c/c++) it may slow than you write through verilog? Why? Because Hardware(fast, parallel) and…
1
vote
1 answer

NIOS II operating system support

I am trying to understand operating system support for the nios II soft processor. Altera and the web provide some answers to this, but searching forums is where most information is kept. Trying to gauge the amount of effort it would take to get…
user_ABCD
  • 347
  • 2
  • 15
1
vote
1 answer

Fibonacci numbers in Nios 2 assembly langueage

I have homework from my Computer architecture class in which we have to implement Fibonacci number program. It goes like this: Write a program that will store certain number of Fibonacci numbers. The only thing that you should specify is the number…
Adem Dinarević
  • 175
  • 1
  • 4
  • 12
1
vote
0 answers

how to pass 2D array by using OS mailbox?

I am asked to pass a 2D array through the OS mailbox in NiosII, for example: mailbox=OSMboxCreate((void *)0); INT8U return_code = OS_NO_ERR; MemoryPartition = OSMemCreate(&array_a[0][0], 3, 4*ARRAY_SIZE*ARRAY_SIZE, &return_code); void function1() …
1
vote
1 answer

Implementing While and Do While loops in NIOS II Assembly

I know this may be a long shot, but I am fairly new to writing code in NIOS II Assembly Language, and I am trying to implement a while loop and a do while loop, but I am coming up short. Below is some code that should work in a hypothetical…
1
vote
0 answers

How to link specific library module into specific section?

I'm building a project on Altera Nios II soft core; as I'm using the new Max 10 that has on-chip flash, I would like to partition code into slow performance code (that run into on-chip flash, .text) and high performance code (that run into on-chip…
tarkus72
  • 11
  • 2
1
vote
1 answer

how to build a simple lock (mutex) on nios II cpu

I am trying to build a simple video game for a university course using altera DE0 or DE2 or DE1-SoC boards, i looked at the isa for the nios II cpu there is no atomic test-and-set instruction in the ISA. how would i build a simple lock here,…
1
vote
1 answer

Delay loop calculation in assembly code

Lets say I want the inner loop to be 1ms long and want to calculate the delaycount parameter. We know that F = 50 Mhz. We can clearly see that there are 3 instructions in the inner loop. Lets also assume that the instructions take 1 cycle each. Thus…
ozzmanli
  • 11
  • 3
1
vote
0 answers

Do I need buffering in this case, if so, how?

I have an issue where the rate the data is sent to serial port (50Hz) is way faster than the serial port can receive (8Hz). Basically, what I have is, data is sent from fpga vhdl block to NIos II system, Nios II system sends the data to serial port,…
user2563812
  • 219
  • 1
  • 2
  • 12
1
vote
0 answers

Data is not updated as frequent as desired - Altera Nios II - UART, interval timer

I have a Nios system with Qsys components such as Interval timer, UART, SDRAM and some PIOs. My system specifications are DE0 Nano, Quartus 12.1 sp1, Altera monitor program. Nios II system are interfacing with several VHDL blocks. I am able to read…
user2563812
  • 219
  • 1
  • 2
  • 12
1
vote
1 answer

NIOS II system + PWM logic

I am quite new designing systems with FPGAs, VHDL and NIOS II and this is my first post in this forum. I am trying to develop a system with a NIOS II system + some PWMs developed using VHDL. The problema is that I am not sure how to control this…
osuarez
  • 241
  • 1
  • 5
  • 13
1
vote
0 answers

Serial port timeout- 10 seconds, but getting less samples than expected/desired

I have the following error while trying to access serial port data sent from Nios II UART: The specified amount of data was not returned within the Timeout period or A timeout occurred before the Terminator was reached. The above error occurs when I…
user2563812
  • 219
  • 1
  • 2
  • 12
1
vote
0 answers

C program for NIOS II running in wrong sequence

I'm writing a code in C language for my NIOS II processor. I'm using Ecplipse that making me crazy! It stuck a lot!! This part of code should read register using SPI, change the data, write it back and then read it again for a validation. So the…
Dmitry Kezin
  • 105
  • 1
  • 3
  • 10
1
vote
0 answers

(Nios 2/Altera DE2 using Assembly) Why doesn't my lego controller motor receive the values from the sensor for self balancing robot?

I am a computer science student and am working on a lab for school. I have been trying to make this work, to no avail. So far, All that happens is my motor runs forward without stopping. I connected my sensor to the LED's on the DE2 board to see if…
Manik Saraf
  • 33
  • 1
  • 3
1
vote
1 answer

Converting Assembly to Machine Code

I'm taking a course now about computer organization and architecture. We've been given some exercises to do. One of them is to convert assembly code into machine instructions. I'm stuck on converting movia into a machine instruction. I know it…
Murmeel
  • 23
  • 4