Questions tagged [jtag]

JTAG is a common interface used for programming and debugging microprocessors and other types of embedded devices.

Joint Test Action Group (JTAG) is the common name for what was later standardized as the IEEE 1149.1 Standard Test Access Port and Boundary-Scan Architecture.

It was initially devised for testing printed circuit boards using boundary scan and is still widely used for this application. Today JTAG is also widely used for microprocessor debug ports.

With appropriate development tools and software, a developer can use JTAG to perform debugging operations like single-stepping, setting breakpoints, etc.

200 questions
0
votes
1 answer

Unable to install and configure a J-Link JTAG debugger on a Mac

I have a Segger J-Link which I am trying to use on a Macbook running MacOS Catalina 10.15.4, with openocd and GDB against an ESP32 board. The problem is that I can not seen the device: $ ls /dev/cu.* /dev/cu.Bluetooth-Incoming-Port…
Jim Archer
  • 1,337
  • 5
  • 30
  • 43
0
votes
1 answer

Trace32: How get programmatically get maintenance key expiry month and year using t32apinet?

I am trying to get the maintenance key expiry month and year of lauterbach JTAG programmatically. I am using t32apinet for that. Is there a way to read the maintenance information using the api?
Kannan D
  • 467
  • 1
  • 4
  • 15
0
votes
2 answers

How to call a method from an inherit class

I'm working on a project wich consist on testing a board connection with a JTAG connector and OpenOCD server. Here is the connection class I've coded, it's simply using pexpect : """ Communication with embedded board """ import sys import…
user732663
  • 1
  • 2
  • 4
0
votes
1 answer

IROM code decompilation into high level code

I'm trying to figure out how to communicate with a bricked phone. Sometimes when custom firmware is flashed, it destroys the boot process. This leaves the device without the ability to naturally load more firmware. At this point JTAG is the only…
AdamOutler
  • 870
  • 4
  • 13
  • 29
0
votes
3 answers

How can I program FPGA from ANDROID DEVICE? Give me an idea, please

I have a task: Re-Burn FPGA Xilinx XC6SLX9-2TQG144C form an Android device. From the interface on Android device, I have RS-232, GPIO 4 bit (2 in, 2 out), USB 2.0, USB 3.0. Also, flash memory AT45DB161E-SHF-B connected to FPGA through SPI. I have…
0
votes
1 answer

J-Link connection to Cortex-A53 (Raspberry PI3b+)

I've got a JTAG (J-Link more precisely) related problem. I'm trying to connect by J-Link to raspberry pi 3b+ (bare-metal). The probe finds the CPU and reads coresight ROM table, but there are missing information about Cross Trigger Interface (CTI).…
Piotr
  • 53
  • 6
0
votes
0 answers

Which JTAG/SWD Programmer-Debugger do I need for rockchipRV1107?

I am trying to make a SWD-debug-session for the microprocessor Rockchip RV1107. This is a ARM Cortex A7. Unfortunately I don't know which programmer/debugger is able to connect to this microcontroller. Is it enough that the programmer/debugger…
staubi
  • 1
0
votes
0 answers

Zynq 7020 Memory Map & JTAG Access

I have a board I'm working on with a Zynq 7020 chip on board, along with DDR memory (and other components which don't matter much to this question). For information, I've configured the memory controller to enable ECC, so I have 125 MB of effective…
iAdjunct
  • 2,739
  • 1
  • 18
  • 27
0
votes
1 answer

Why is a device needed between JTAG and the TRACE32 software from Lauterbach?

What is the point of having this rectangular thingy like https://www.microsemi.com/images/soc/partners/solution/ip/Trace_small.jpg? How comes that gdbserver is able to debug over the Ethernet without any additional H/W and this TRACE32 behemoth S/W…
xor256
  • 197
  • 9
0
votes
1 answer

How to find interface/ftdi/esp32_devkitj_v1.cfg in procedure 'script'?

I'm trying to debug esp32 with ft2232d debugger , however at the openocd running script i'm getting this below mentioned error. ./openocd -s share/openocd/scripts -f ../interface/ftdi/esp32_devkitj_v1.cfg -f board/esp-wroom-32.cfg Open On-Chip…
0
votes
0 answers

ALTERA UART communication

I would like to use the Altera DE1_soc board to make serial communications from my PC to teratem. JTAG uart intel FPGA IP seems to be available only on internal NIOS console instead of terterm. I do not know which JTAG and UART to choose from the…
LEE
  • 21
  • 3
0
votes
1 answer

openocd fails to load board/ti_cc26x0_launchpad.cfg

Has anyone got openocd to work with the TI cc2640r2 launchpad? I built the latest openocd source but it fails to initialise. OS is Ubuntu 18.04.1 LTS and openocd was built with configure --enable-xds110 --enable-cmsis-dap make make…
AndyR
  • 1
  • 2
0
votes
1 answer

Keil uVision debugging step through code outside project

I loaded some code into RAM dynamically and I'm trying to debug it. When stepping through code in uVision it always skips over all the code that is not in the current project and stops at the first instruction that did come from the current project.…
Jesbus
  • 790
  • 8
  • 24
0
votes
1 answer

Display HLL C when debugging Linux kernel source with TRACE32

I am debugging with Linux kernel LTS4.4 (arm32, cortexa7). I already built successfully the kernel image as well as vmlinux. I am using Debugger Lauterbach and Trace32 tool. And use below command to load vmlinux and kernel source B:: data.load.Elf…
Thảo M. Hoàng
  • 1,224
  • 3
  • 20
  • 42
0
votes
1 answer

Programming a CPLD using Raspberry Pi and a JTAG HS3 cable

How can I program a CPLD Device (XC2C32A) when the file (.jed) is located on a Raspberry Pi 3B+ (Raspbian Lite) and the connection between the Raspberry and the CPLD Device is with a JTAG HS3 cable?
Manuel Reyes
  • 260
  • 2
  • 10