Stack Overflow
Stack Overflow

Questions tagged [bus]

A Bus is a physical device used to connect different functional blocks of a computer or a different computers in order to communicate them together. Also Bus is a data type in MATLAB language used to bundle some data to virtual (just for useful rendering) or non-virtual (for contiguous memory allocation) structure.

The Bus advantages (as physical device) over wires are reducing the needed number of wires and catholicity. The main characteristics of Buses are width (amount of bits can be transmitted at once) and frequency (work speed).

The Bus as a structure of MATLAB language used to bundle different variables (or signals, for example in Simulink) in one structure. Can be used as virtual bus just for convenient accessing to variables and for reducing number of wires at Simulink diagram or as non-virtual - Nonvirtual buses use contiguous memory allocation for variables.

321 questions
1
vote
1 answer

C initialization bus error

I am creating a binary tree as small project to learn C. Here is all the code you need. typedef struct { int value; struct Node *leftchild; struct Node *rightchild; struct Node *parent; } Node; typedef struct { Node *root; }…
collinglass
  • 800
  • 4
  • 11
  • 31
1
vote
0 answers

Testing Bus.Send()

I have this method: public void Timeout(PaymentResponseTimeout state) { if (Data.PaymentResponseProcessAt > DateTime.UtcNow) return; Bus.Send(Settings.Default.BookingAutomationQueue, new QueuePnrCmd(Data.SessionData,…
user3169442
  • 11
  • 2
1
vote
1 answer

MESI protocol-How to handle INVALID?

I am trying to implement a sample MESI cache simulator having two levels of cache (write back). I have added MESI status bits to both levels of cache. As it is a write back cache, the cache line is updated to L2 only when it is flushed. My doubts…
User1234321232
  • 517
  • 10
  • 25
1
vote
4 answers

Software memory testing for bus failures

I have a board with quite a few flash chips, some of them are showing intermittent failures. Standard memory tests are not showing any specific problem addresses, other than certain chips are failing intermittently under mechanical and thermal…
Michael
  • 2,118
  • 1
  • 19
  • 25
1
vote
1 answer

How to handle a BUS in Verilog with multiple drivers

I'm trying to connect multiple modules in verilog sharing a common "BUS" of size 16bits. I'm having trouble connecting multiple inputs(drivers) to the BUS. When I attach more then one driver, I get an error within Xilinx. Signal BUS in unit…
Zachary Karpinski
  • 109
  • 1
  • 3
  • 10
1
vote
2 answers

SIMULINK use signal that will act as a bus input

I have a SIMULINK model that uses bus inputs and outputs as top level ports. When I am testing it, I don't know how to create a test signal as a bus and feed it into the model. I know that the straightforward way to do it is to create lots of…
ha9u63a7
  • 6,233
  • 16
  • 73
  • 108
1
vote
1 answer

Disparity between bus throughput and CPU throughput and their effect on sequential and parallel computing

What is the disparity between bus throughput and CPU throughput? How does this adversely impact sequential computing? How does this adversely impact parallel computing?
user2871354
  • 530
  • 1
  • 5
  • 15
1
vote
0 answers

Enterprise Integration between systems

I have an architectural problem which is driving me crazy. The requirement is to process of a list of messages on a bus that must be executed sequentially, because of requirements process. So I have to execute the Message number 1 always before…
MetalMad
  • 416
  • 5
  • 19
1
vote
2 answers

Bus error 10 when working with string array - C

I have a program that takes the non-option arguments (from the command line) after an option argument (-r, -d etc.) and inserts each non-option argument into an array. The maximum number of non-option arguments that can be typed in is 25. But the…
pudumaster
  • 161
  • 1
  • 1
  • 4
1
vote
3 answers

VHDL Bus Functional Modelling - Can't put groups of procedures into a package to clean up the code

I want to organize a working bus functional model and push commonly used procedures (which look like CPU subroutines) out into a package and get them out of the main cpu model, but I'm stuck. The procedures don't have access to the hardware bits…
Gord Wait
  • 152
  • 1
  • 11
1
vote
0 answers

Asynchronous Client HTTP Transport Configuration

I would like to set a custom value for some properties related to Asynchronous HTTP Transport such as the property org.apache.cxf.transport.http.async.SO_TIMEOUT. My purpose is to configure it through a property file since I have to apply for…
Laurent
  • 14,122
  • 13
  • 57
  • 89
1
vote
1 answer

Create a simulink bus from a structure

I have measurement data that is stored in form of hierarchical structures containing MATLAB timeseries objects. For example: MyData - TimeSeries1 - TimeSeries2 - MyHierarchicalData -- TimeSeries3 To use those in Simulink I use a from…
Jan
  • 1,180
  • 13
  • 29
1
vote
1 answer

addresability vs address space vs address bus

How do you determine addressability based on address space? How do you determine the size of the address bus based on the addressability? Ex. The addressability of a machine is 32 bits, what is the size of the address bus?
scalen121
  • 905
  • 3
  • 10
  • 22
1
vote
1 answer

Error in a simple gstreamer code to play an "mp3" audio file

#include #include #include int main(int argc, char *argv[]) { GstElement *element; GstElement *element1; GstElement *element2; GstElement *pipeline; gst_init(&argc, &argv); if(argc != 2) …
Gautham Kantharaju
  • 1,735
  • 1
  • 21
  • 24
1
vote
0 answers

Rhino Service Bus using MSMQ message not recieved at backend

I am trying to get a simple client and backend sending a messages using Rhino Service Bus over two machines. I have managed to get it working using Rhino Queues but when I switch to MSMQ and send the message its not received at the backend. I am…
Faesel Saeed
  • 199
  • 1
  • 15
1 2 3
…
21 22