I'm looking for a simple single-cycle multicore RV32I risc-v implementation, which is written in VHDL or Verilog (VHDL will be the best). Is important that the processor is super simple multicore, without any branch prediction, speculative execution, etc. Do you know any project e.g. on github that you can recommend?
I tried to find something on github and open-cores.