I'm learning and building some Verilog codes, but now what matters to me is understanding the delays in logic gates. I'm trying to code this simple combinational circuit with 5ns delay in each logic gate, but I don't exactly know if that's it:
`timescale 1ns/1ps
module comb_circuit(input wire A, B, C, D, output wire Z);
wire E, F;
assign #5 E = (A & B & C) | D;
assign #5 F = (B ~| C) ~& A;
assign #5 Z = E ^ ~F;
endmodule
In the code above, does every logic gate have 5ns delay or just the wires (E, F, Z)?