I want to view a list of all modules/sub-modules/instances in verilog/system-verilog compilation; is that possible? I know i can do a %m in $display and it will show the hierarchy of that particular instance. I want to get a similar list but for all the modules and instance which I can use for later post-processing. Would this information be EDA tool dependent?
Thanks in advance :)