0

How can I create a "terminating" state in UPPAAL? If there is no edge from a state the execution will stop with deadlock. If the state has a loop without any guard the execution has never stopped. What is the best way to stop the Simulator execution without deadlock (if there is)?

kbenda
  • 430
  • 5
  • 15
  • Surely the manual covers that? – Mike 'Pomax' Kamermans Apr 09 '18 at 15:54
  • I did not find the answer in the manual. – kbenda Apr 09 '18 at 16:15
  • Then can you please update your question to say what you looked for in the manual? It's always a [good idea](/help/how-to-ask) to make sure that you mention what you already tried, including that you searched and what for, so that it's clear how detailed an answer needs to be when someone who might be able to answer sees your question. – Mike 'Pomax' Kamermans Apr 09 '18 at 16:41
  • 1
    Timed automata do not have designated terminal state, so the question starts with wrong assumptions. The simulator is meant for model validation. If the model contains a loop then the correct simulation will not terminate. Verification on the other hand, may terminate when the property of interest is proven (some state of interest is reached, or the verifier detects a loop, or verifier detects that the state space was searched exhaustively). – mariusm Apr 09 '18 at 17:18

1 Answers1

0

No there isn't any specific terminating state. Check out the comments below the question for more details.

kbenda
  • 430
  • 5
  • 15