"after" not working in Modelsim

Question

I am trying to make a behavorial model of a Serial Adder in Modelsim.

So, in the design I am trying to pass the Carry_out to the Carry_in after one clock cycle.

The design is:

one bit, each from two n-bit numbers enter the adder along with the carry.

Initially the carry is 0 but in the next clock cycle the carry_out from the addition of the previous bits are again passed as the carry_in and addition is done with the next two bits, one from each number.

Here is the code:

library ieee;

use ieee.std_logic_1164.all;

entity serial_adder is

    port (a,b: in std_logic;
        s: out std_logic;
        cin,cout: inout std_logic);
end serial_adder;

architecture serial_adder_arch of serial_adder is
begin
    process(a,b,cin,cout)
    begin
    if (a='0' and b ='0' and cin ='0')
    then s <='0';
         cout <='0';
    elsif (a='0' and b ='0' and cin ='1')
    then s <='1';
         cout <='0';
    elsif (a='0' and b ='1' and cin ='0')
    then s <='1';
         cout <='0';
    elsif (a='0' and b ='1' and cin ='1')
    then s <='0';
         cout <='1';
    elsif (a='1' and b ='0' and cin ='0')
    then s <='1';
         cout <='0';
    elsif (a='1' and b ='0' and cin ='1')
    then s <='0';
         cout <='1';
    elsif (a='1' and b ='1' and cin ='0')
    then s <='0';
         cout <='1';
    elsif (a='1' and b ='1' and cin ='1')
    then s <='1';
         cout <='1';
    end if;
    cin <= cout after 50 ps;
    end process;

end serial_adder_arch;

After simulation, I am seeing that the delay that I am giving using 'after' is not working. I am getting no delay and the cout is not getting assigned to cin

score 1 · Answer 1 · answered Nov 01 '17 at 08:12

1

What is your simulator time resolution? It defaults to 1ns, and time delays will be rounded to the resolution.

Try vsim -t 50ps to change the resolution to 50ps.

answered Nov 01 '17 at 08:12

EML

9,619
6
46
78

This does not provide an answer to the question. To critique or request clarification from an author, leave a comment below their post. - [From Review](/review/low-quality-posts/17833420) – Brick Nov 03 '17 at 22:30
1

@brick - you have misunderstood the question, and the answer. `after` does not *appear* to work because the default simulator time resolution is 1ns, and the `after` specifies a delay of 50ps, which will be rounded to 0. This is a FAQ, and will be known to anyone who does this sort of thing for a living. The OP is clearly confused, because he has accepted an answer which is completely irrelevant. – EML Nov 06 '17 at 08:26

score 0 · Accepted Answer · answered Nov 01 '17 at 09:27

Even if you get this code working in simulation, it wouldn't synthesis, because of the wait for statement.

See the below serial adder code.

library ieee;
use ieee.std_logic_1164.all;

--serial adder for N bits. Note that we dont have to mention N here. 
entity serial_adder is
    port(Clk,reset : in std_logic; --clock and reset signal
            a,b,cin : in std_logic;  --note that cin is used for only first iteration.
            s,cout : out std_logic  --note that s comes out at every clock cycle and cout is valid only for last clock cycle.
            );
end serial_adder;

architecture behav of serial_adder is

--intermediate signals.
signal c,flag : std_logic := '0';

begin

process(clk,reset)
--we use variable, so that we need the carry value to be updated immediately.
variable c : std_logic := '0'; 
begin
if(reset = '1') then --active high reset
    s <= '0';
    cout <= c;
    flag <= '0';
elsif(rising_edge(clk)) then
    if(flag = '0') then
        c := cin;  --on first iteration after reset, assign cin to c.
        flag <= '1';  --then make flag 1, so that this if statement isnt executed any more.
    end if; 
    s <= a xor b xor c;  --SUM
    c := (a and b) or (c and b) or (a and c);  --CARRY
end if;
end process;

end behav;

If you like it, then there is testbench code and explanation on this link.

Well, the error actually was because i tried to assign value of `cout` to `cin` directly. Your approach worked. Thanks a lot. :) — Siladittya, Nov 02 '17 at 13:26
Why does it matter if it wouldn't synthesize? Nothing in the question indicates that synthesis is required. — QF0, Sep 30 '20 at 13:56

"after" not working in Modelsim

2 Answers2