I have a design in SDAccel that shows the latency as 33000 cycles and initiation interval of 8. What does this mean?
Does it mean that the output is ready after 33000 cycles? I checked the actual time it took to output (profile summary report) and it shows 319 ms. (clock is 5ns)