I have a working DFF under the module below.
d_flip_flop_edge_triggered DFFT(Q, Qn, C, D);
However when I switch the "D" input to "Qn" - to make a devide-by-2 counter - the test bench output does not show either Q or Qn. Its red as if there was an error.
Here's the full code:
module divBy2UsingDFF(Q, Qn, C, D
);
output Q;
output Qn;
input C;
input D;
wire Qn;
d_flip_flop_edge_triggered DFFT(Q, Qn, C, Qn);
endmodule
I'm new to verilog and I am guessing its a syntax problem.