2

What is the maximum clock frequency that can be generated with Altera PLLs in DE1-SOC board?

MTMD
  • 1,162
  • 2
  • 11
  • 23

1 Answers1

1

I can't find a reference to a maximum PLL frequency in any of the Cyclone V documentation. However, it appears (from my own experimentation) that the Altera PLL megafunction/IP Core won't product a generated clock with a frequency faster than 1.6 GHz (1600 MHz).

That said, I doubt you'll be able to clock any CV circuitry (even fully pipelined) that quickly.

wilcroft
  • 1,580
  • 2
  • 14
  • 20