Can Intel Xeon Phi be configured to receive data direct from FPGA board, process them and send result to host memory?
I have large flow of input data and don't want to have redundant transfers (FPGA board ->Host Memory->MIC->Host Memory) over PCI. I want more elegant scheme (FPGA board-> MIC->Host Memory) Is it possible?