0

Could anyone please tell me about the AXI bus and its signals. I would also want to know about AXI bus to wishbone bus wrapper to implement it in VHDL. I am looking at the implementation of a register in FPGA and then give the corresponding commands from LINUX to drive the LED's on a zedboard. wishbone bus is used to transfer the data and make communication with the register.

artless noise
  • 21,212
  • 6
  • 68
  • 105
Tech Geek
  • 1
  • 1
  • 1
  • 2
    Have you tried googling? See [AXI Reference Guide](http://www.xilinx.com/support/documentation/ip_documentation/axi_ref_guide/v13_4/ug761_axi_reference_guide.pdf) from Xilinx for instance. –  Nov 21 '14 at 00:44

2 Answers2

0

Here are some documents for the AMBA (Advanced Microcontroller Bus Architecture) including AXI and AXI-Light:

If you are going to write a GPIO to register mapping module for WishBone, why don't you write a AXI to register / GPIO mapper and spare the AXI2WB bridge?

I thought OpenCores has a AXI2WB wrapper, but I can't find it.

Paebbels
  • 15,573
  • 13
  • 70
  • 139
0

I know, that this is an old question, but as there is no answer providing link to the right HDL source, I'd like to propose a few:

  1. There is an AXI to WB bridge written in Verilog by Daniel Strother (it was written in 2011)
  2. On OpenCores there is a very simple AXI4-Lite to Wishbone bridge (the project contains also AXI4-Lite to IPbus bridge) written in VHDL by me and my colleague.
wzab
  • 788
  • 7
  • 24