0

Can anyone please tell me what is the meaning of "#" sign in Verilog?

For instance:

counter <= #1 counterNext;
toolic
  • 57,801
  • 17
  • 75
  • 117
  • 1
    Possible duplicate of [#(…) pound mean in Verilog?](http://stackoverflow.com/q/16022898/97073) – Morgan Oct 30 '14 at 15:11

1 Answers1

1

# is for a delay. #1 adds a delay of one time unit. This is defined in the free IEEE Std 1800-2012 document in the "Procedural timing controls" section.

Greg
  • 18,111
  • 5
  • 46
  • 68
toolic
  • 57,801
  • 17
  • 75
  • 117