I have this architechture/topology in Verilog:
How can I access the internal reg IntReg
, that isn't a input/output in IntModule
, in SystemVerilog?
always @(posedge clk) begin
$display ("[Time %0t ps] IntReg value = %x", $time, DUT.IntModule.IntReg);
end
Can I use bind? How?