UltraSPARC III
The UltraSPARC III, code-named "Cheetah", is a microprocessor that implements the SPARC V9 instruction set architecture (ISA) developed by Sun Microsystems and fabricated by Texas Instruments. It was introduced in 2001 and operates at 600 to 900 MHz. It was succeeded by the UltraSPARC IV in 2004. Gary Lauterbach was the chief architect.
Sun UltraSPARC III | |
| General information | |
|---|---|
| Designed by | Sun Microsystems |
| Performance | |
| Max. CPU clock rate | 600 MHz to 900 MHz |
| Architecture and classification | |
| Instruction set | SPARC V9 |
| Physical specifications | |
| Cores |
|
| History | |
| Predecessor(s) | UltraSPARC II |
| Successor(s) | UltraSPARC IV |
This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.