Nios II

Nios II is a 32-bit embedded processor architecture designed specifically for the Altera family of field-programmable gate array (FPGA) integrated circuits. Nios II incorporates many enhancements over the original Nios architecture, making it more suitable for a wider range of embedded computing applications, from digital signal processing (DSP) to system-control.

For other uses of "NIOS", see Nios (disambiguation).
Nios II
DesignerAltera
Bits32-bit
DesignRISC
EndiannessLittle-Endian
OpenNo
Registers
General-purpose32

Nios II is a successor to Altera's first configurable 16-bit embedded processor Nios, introduced in 2000.

This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.