mP6
The Rise mP6 was a superpipelined and superscalar microprocessor designed by Rise Technology to compete with the Intel Pentium line.
General information | |
---|---|
Launched | 1998 |
Discontinued | 1999 |
Marketed by | Rise Technology |
Designed by | Rise Technology |
Common manufacturer(s) | |
CPUID code | 00000504 (Kirin) 00000521 (Lynx) |
Product code | 6441 |
Performance | |
Max. CPU clock rate | 166 MHz to 250 MHz |
FSB speeds | 83 Mhz to 100 Mhz |
Cache | |
L1 cache | 16 KiB |
L2 cache | Motherboard dependent |
L3 cache | none |
Architecture and classification | |
Technology node | 0.25 µm to 0.18 µm |
Microarchitecture | 8-stage (integer)/4-stage (Floating point), triple pipelined design |
Instruction set | x86 (IA-32) |
Physical specifications | |
Cores |
|
Package(s) | |
Socket(s) | |
Products, models, variants | |
Core name(s) |
|
History | |
Successor(s) | Rise mP6-II |
This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.