ARM Cortex-A57
The ARM Cortex-A57 is a central processing unit implementing the ARMv8-A 64-bit instruction set designed by ARM Holdings. The Cortex-A57 is an out-of-order superscalar pipeline. It is available as SIP core to licensees, and its design makes it suitable for integration with other SIP cores (e.g. GPU, display controller, DSP, image processor, etc.) into one die constituting a system on a chip (SoC).@
| General information | |
|---|---|
| Launched | 2012 |
| Designed by | ARM Holdings |
| Cache | |
| L1 cache | 80 KiB (48 KiB I-cache with parity, 32 KiB D-cache with ECC) per core |
| L2 cache | 512 KiB to 2 MiB |
| L3 cache | none |
| Architecture and classification | |
| Instruction set | ARMv8-A |
| Physical specifications | |
| Cores |
|
| Products, models, variants | |
| Product code name(s) |
|
| History | |
| Successor(s) | ARM Cortex-A72 |
This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.