Questions tagged [xeon-phi]

a co-processor/accelerator from Intel

Intel Many Integrated Core Architecture or Intel MIC (pronounced Mike) is a multiprocessor computer architecture developed by Intel incorporating earlier work on the Larrabee many core architecture, the Teraflops Research Chip multicore chip research project, and the Intel Single-chip Cloud Computer multicore microprocessor.

188 questions
0
votes
1 answer

Finding the instances of the number in a vector array in KNC (Xeon Phi)

I am trying to exploit the SIMD 512 offered by knc (Xeon Phi) to improve performance of the below C code using intel intrinsics. However, my intrinsic embedded code runs slower than auto-vectorized code C Code int64_t match=0; int *myArray…
0
votes
1 answer

Intel Threading Building Blocks support for Intel Xeon Phi Co-Processor

I have asked this on the Intel's forums, with no luck. Does anybody know in which version of Intel TBB did they start supporting the Xeon Phi co-Processors?
Eduardo
  • 697
  • 8
  • 26
0
votes
1 answer

Number of multiplications per clock cycle on Intel Xeon Phi

In Intel Xeon Phi there are 32 512-bit-wide vector registers per core. Each vector register can do 16 single precision floating point operation per cycle. And 2 operations can be done in 1 cycle (1 in the v-pipe and 1 in the u-pipe). I want to know…
arunmoezhi
  • 3,082
  • 6
  • 35
  • 54
0
votes
3 answers

segmentation fault when using shared memory created by open_shm on Xeon Phi

I have written my code for single Xeon Phi node( with 61 cores on it). I have two files. I have called MPI_Init(2) before calling any other mpi calls. I have found ntasks, rank also using mpi calls. I have also included all the required libraries.…
-1
votes
1 answer

Intel Xeon Phi and ANSYS FLUENT

Has anyone turned effectively accelerate calculations in ANSYS FLUENT (into ANSYS Workbench 14-15-16 versions) via Intel Xeon Phi: 5110P or 31S1P model? It is possible? Does FLUENT support these co-proccessors?
DJNZ
  • 121
  • 1
  • 13
-1
votes
3 answers

Ways to accelerate reduce operation on Xeon CPU, GPU and Xeon Phi

I have an application where reduce operations (like sum, max) on a large matrix are bottleneck. I need to make this as fast as possible. Are there vector instructions in mkl to do that? Is there a special hardware unit to deal with it on xeon cpu,…
hrs
  • 487
  • 5
  • 18
-1
votes
1 answer

Intel C++ compiler gives "offload constructs are not supported on this platform" error

When compiling a basic code segment on windows (using visual studio) that uses the _Cilk_offload keyword, the compiler throws error : offload constructs are not supported on this platform on all lines with _Cilk_offload and _Cilk_shared (compiled…
NathanFrasier
  • 196
  • 1
  • 13
-2
votes
1 answer

How to compile C code for Xeon Phi (Windows 10)

I'm starting to work with a Xeon Phi and I'm stuck trying to compile a simple C program to run it on the coprocessor. I've tried using icl and icc commands but I haven't got any luck. 1.- with icl C:\Program Files…
Sebastián
  • 117
  • 1
  • 12
1 2 3
12
13