Stack Overflow
Stack Overflow

Questions tagged [circuit]

In a programming context, a circuit usually refers to a combination of logical operators to achieve a desired response. Use this tag to ask about basic logical implementations and loops you can't get your head around.

In a programming context, a circuit usually refers to a combination of logical operators to achieve a desired response. This could be implemented in hardware (see: electronic/electrical engineering) but in software the key issue is the logic.

Use this tag to ask about basic logical implementations and loops you can't get your head around.

Logical operators include AND, OR, NOT, NAND and NOR gates, and judicious combinations of these can be used to construct just about any possible structures.

303 questions
1
vote
0 answers

How do I get HC-06 Module to send signals to my Android Device?

I am trying to send messages to my Android device's terminal through the HC-06 Bluetooth Module. Here is the current code. #include SoftwareSerial BTserial(2, 3); // RX | TX // Connect the HC-06 TX to Arduino pin 2(as RX). …
Americancain
  • 9
  • 1
1
vote
1 answer

How to generate Karnaugh maps from state transition table?

I have a state transtion table that looks like this: And the binary equation obtained from this is: I don't have any example in my text book that solves this table with Karnaugh map. The text book just states that it can be done by inspection and…
goxarad784
  • 395
  • 6
  • 17
1
vote
1 answer

YOSYS simulating a combinatorial circuit with a specific input

I have a very simple combinatorial circuit written in .blif, such as: .model circuit .inputs a b .outputs c .names a b c 11 1 .end Now I'd like to simulate it with yosys, and I'd like to specify the input. Basically, I am trying to replicate…
Eelah
  • 11
  • 1
1
vote
1 answer

How do you use both curved and straight voltages in LaTeX with circuitikz package?

Currently I am using: \usepackage[european,straightvoltages]{circuitikz} and in the body I have only: \begin{circuitikz} \draw (0,0) to[R = $R_6$, v = $U_{R6}$] (1.5,0) to[R = $R_6$, v = $U_{R6}$] (3,0) …
agentt015
  • 43
  • 6
1
vote
2 answers

Why is the red light not lighting up?

So I am very new to this IoT stuff and what I am trying to create here is somewhat like traffic violation detection. My idea is: when the red light is on and if the PIR sensor detects movement, the buzzer/LED turns on. Here's the image: Here's what…
Anonymous 286
  • 57
  • 8
1
vote
1 answer

kubernetes implement circuit braker pattern automatically?

I am working on a spring cloud project. I implemented kubernetes and the question that arises is if kubernetes handle the circuit breaker pattern automatically? thanks in advance.
user2209350
  • 21
  • 2
1
vote
1 answer

Script Language to draw logic gates and funcional blocks

There are several graph and circuit tools to draw, but I was unable to use them to do what I will describe below: Suppose I have a block with three inputs and two outputs. I'd like to draw a rectangle with three dots on the left face and two dots on…
elmaia
  • 11
  • 1
1
vote
2 answers

Error in the parallel connection of voltage generators (cells)

I am having the following errors during the simulation of the model in the picture (the blocks cell, cell1, and cell2 contains the electrochemical model of a battery cell, by the way also trying to change these blocks with the built-in…
Gabriele Galli
  • 115
  • 5
1
vote
2 answers

Why is this code getting inferred latches?

I'm currently working on some Verilog code in Vivado, and even though I specified every possible path, somehow I'm receiving the "inferring latch for variable" message during the synthesis stage. `timescale 1ns / 1ps //My implementation module…
Peter
  • 460
  • 6
  • 23
1
vote
1 answer

Verilog Constructing synchronous 4-bit counter using negative edged JK Flip Flop testbench problem

I am constructing a 4-bit mod 12 counter (0->1->2->...->11->0) in Verilog. However when I try to simulate this code with testbench in Vivado FPGA, it doesn't seems to operate correctly. Output of the counter module always shows 0. I tried to modify…
StonerDK
  • 11
  • 1
  • 3
1
vote
1 answer

How do I use flip flop output as input for reset signal

I have 3 D flip flops set up in a counter. Once it reaches 5 (101) I want to set the FF Reset inputs to high (with the OR gate). The Resets are active low. This almost works but, when I initially run the program, the Q outputs from the flip flops…
Pragash B
  • 21
  • 2
1
vote
1 answer

Seeking help in replicating a LabView VI - Errors occur in graphing when altering inputs

I am sort of new to LabVIEW and was trying to replicate the VI found in the following paper to model respiration in the human body using this…
onethatknowsfive
  • 11
  • 1
1
vote
0 answers

How can I find the minimum circuit of graph containing all nodes in a subset of graph?

Given a weighted undirected graph G = (V, E) and a set of nodes P and a starting node S and subset of nodes P_S. I want to find the minimum weight circuit in this graph G such that it contains ALL the nodes in P_S. The circuit is allowed to…
Chuck67322
  • 25
  • 4
1
vote
1 answer

Can't Drive DC Motor with Adafruit Motor Shield V2.3

I'm pretty new with Arduino and I'm trying to run a DC motor with an Adafruit Motor Shield V2.3. I followed the instructions on the Adafruit website but my motor doesn't start when I upload the code. I have connected it to the correct terminal (M3)…
GoatZ
  • 31
  • 2
1
vote
2 answers

VHDL Synthesis: Conditional Reset Value

I was wondering how a logic synthesizer interprets a conditional reset value. For example, the initial state of a FSM depends on an asynchronous reset signal and some other signal as shown below. state_reg : process(clk, reset) begin if reset =…
qantik
  • 1,067
  • 1
  • 10
  • 20
1 2 3
…
20 21