Questions tagged [arm-mpu]

Questions related to the ARM "memory protection unit", commonly found on [cortex-m] and other ARM CPUs.

21 questions
0
votes
1 answer

MPU not triggering faults in cortex M4

I want to protect a memory region from writing. I've configured MPU, but it is not generating any faults. The base address of the region that I want to protect is 0x20000000. The region size is 64 bytes. Here's a compiling code that demonstrates the…
Hassaan Ahmad
  • 29
  • 1
  • 1
  • 8
0
votes
1 answer

Override default memory access behaviour in ARM Cortex-M3

According to ARM, the default behaviour of Cortex-M3 is to prevent execution from certain memory regions. Information here: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0552a/CIHDHAEF.html According to the above information page:…
Timmy Brolin
  • 1,101
  • 1
  • 8
  • 18
0
votes
1 answer

What should be Memory Protection Strategy for ARM Cortex CPU?

I need to implement a multitasking system with MPU for ARM Cortex M3/M4 processors. In that system, there will be a Kernel which manages resource in Privileged mode and user applications in Unprivilege mode. And I want to seperate User Application…
muratcakmak
  • 325
  • 2
  • 14
0
votes
2 answers

Are exceptions stacked by the Cortex-M hardware in thread-mode or handler mode?

On Cortex-M processors with MPUs (let's use Cortex-M4 to be specific, but I bet the answer is the same for e.g. M3), what privilege mode is does the hardware exception entry stacking run in w.r.t the MPU? Suppose I'm running in unprivileged thread…
comradelion
  • 143
  • 1
  • 6
0
votes
1 answer

unhandled MPU fault on Cortex-M3 with uclinux and uclibc

This is a hard question but I hope someone could help ;) Here is the crash I have from simplest app which just calls pthread_create(): / # /opt/zpm_thread 00032 : pthread_initialize: initial thread stack bounds: bos=0x1, tos=0xffffffff 00032 :…
pulse
  • 303
  • 4
  • 18
0
votes
1 answer

ARM Cortex M4: test from unpriviledged mode if inside interrupt

I am working with the following CPU: Stellaris LM4F120H5QR Microcontroller. This CPU contains a MPU and I want to utalize this thing. But a lot of registers are no longer accessable when inside unpriviliged mode and I cannot seem to find a register…
Cheiron
  • 3,620
  • 4
  • 32
  • 63
1
2